[1]
Apoorva Reddy Proddutoori, “Optimal Low Power Deduction using Clock Gating”, J. Tech. Innovations, vol. 1, no. 3, Jul. 2020, doi: 10.93153/f0ed7106.