(1)
Apoorva Reddy Proddutoori. Optimal Low Power Deduction Using Clock Gating. J. Tech. Innovations 2025, 1 (3). https://doi.org/10.93153/f0ed7106.